Verilog mode configuration

Joel Grunbaum

2021-12-22 3cfd40ae21dc2f2b7950d0e902002f900501962f

1
2
3
4
5
6
7
# -*- mode: snippet -*- 
# name: Source code expand 
# key: <s 
# group: code snippets 
# -- 
#+BEGIN_SRC $0 
#+END_SRC