Verilog mode configuration

Joel Grunbaum

2021-12-22 3cfd40ae21dc2f2b7950d0e902002f900501962f

1
2
3
4
5
6
7
8
# -*- mode: snippet -*- 
# name: Org emacs-lisp code expand 
# key: <el 
# group: code snippets 
# -- 
#+BEGIN_SRC emacs-lisp 
$0 
#+END_SRC